## IN THE CLAIMS

Please add claims 21-23 and amend claims 1, 9 and 17 as indicated below.

- 1. (Currently Amended) A method comprising:
  - detecting a first level cache does not contain <u>a first</u> branch prediction information corresponding to a first address;
  - determining whether a second level cache contains <u>a second</u> branch prediction information corresponding to said first address, <u>said second branch</u> <u>prediction information comprising a subset of said first branch prediction information</u>;
  - rebuilding a said first branch prediction information using said information in response to determining said second level cache contains said second branch prediction information, wherein said information comprises a subset of said first branch prediction; and rebuilding comprises:

    generating third branch prediction information indicative of a type of branch instruction; and combining said second branch prediction information with said third branch prediction information;
  - storing said <u>combined second and third branch prediction information as said</u> first branch prediction <u>information</u> in a first entry of said first level cache, wherein said first entry corresponds to said first address.
- (Original) The method of claim 1, further comprising:
   determining if said first entry of said first level cache is available;
   evicting contents of said first entry in response to detecting said first entry is not
   available; and

storing a subset of said contents in said second level cache responsive to said eviction.

- 3. (Original) The method of claim 1, wherein said branch prediction corresponds to a first branch instruction, and wherein said branch prediction further comprises information indicating a type of said branch instruction.
- 4. (Original) The method of claim 3, wherein rebuilding said first branch prediction comprises decoding said branch instruction.
- 5. (Original) The method of claim 4, wherein said branch instruction is fetched from said second level cache.
- 6. (Original) The method of claim 1, wherein said subset comprises a dynamic bit.
- 7. (Original) The method of claim 6, wherein said subset further comprises a branch marker bit.
- 8. (Original) The method of claim 7, wherein said branch prediction further comprises an end adjustment bit.
- (Currently Amended) A branch prediction mechanism comprising:

   a first level cache configured to store branch prediction information;
   a second level cache configured to store <u>a subset of said</u> branch prediction information;
  - circuitry coupled to said first level cache and said second level cache, wherein said circuitry is configured to:
    - detect said first level cache does not contain <u>a first</u> branch prediction information corresponding to a first address; <del>,</del>
    - determine whether said second level cache contains <u>a second</u> branch prediction information corresponding to said first address, <u>said</u>

second branch prediction information comprising a subset of said first branch prediction information; and

rebuild a said first branch prediction information using said information in response to determining said second level cache contains said second branch prediction information, wherein said information comprises a subset of said first branch prediction, and in order to rebuild said first branch prediction information, said circuitry is configured to:

generate third branch prediction information indicative of a type of branch instruction; and

combine said second branch prediction information with said third branch prediction information;

store said <u>combined second and third branch prediction information as</u>

<u>said</u> first branch prediction <u>information</u> in a first entry of said first level cache, wherein said first entry corresponds to said first address.

- 10. (Original) The mechanism of claim 9, wherein said circuitry is further configured to: determine if said first entry of said first level cache is available; evict contents of said first entry in response to detecting said first entry is not available; and store a subset of said contents in said second level cache responsive to said eviction.
- 11. (Original) The mechanism of claim 9, wherein said branch prediction corresponds to a first branch instruction, and wherein said branch prediction further comprises information indicating a type of said branch instruction.
- 12. (Original) The mechanism of claim 11, wherein rebuilding said first branch prediction comprises decoding said branch instruction.

- 13. (Original) The mechanism of claim 12, wherein said branch instruction is fetched from said second level cache.
- 14. (Original) The mechanism of claim 9, wherein said subset comprises a dynamic bit.
- 15. (Original) The mechanism of claim 14, wherein said subset further comprises a branch marker bit.
- 16. (Original) The mechanism of claim 15, wherein said branch prediction further comprises an end adjustment bit.
- 17. (Currently Amended) A computer system comprising:
  - an interconnect;
  - a memory coupled to said interconnect;
  - a second level cache configured to store branch prediction information;
  - a processor including a first level cache, wherein said processor is configured to:

    detect said first level cache does not contain <u>a first</u> branch prediction

    information corresponding to a first address; ;
    - determine whether said second level cache contains <u>a second</u> branch prediction information corresponding to said first address, <u>said</u> second branch prediction information comprising a subset of said <u>first branch prediction information</u>;
    - rebuild a <u>said</u> first branch prediction <u>using said</u>-information in response to determining said second level cache contains said <u>second branch</u> <u>prediction</u> information, wherein <u>said information comprises a</u> <u>subset of said first branch prediction</u>, and <u>in order to rebuild said</u> <u>first branch prediction information</u>, <u>said processor is configured to:</u> <u>generate third branch prediction information indicative of a type of branch instruction</u>; and

combine said second branch prediction information with said third branch prediction information;

- store said <u>combined second and third branch prediction information as</u>

  <u>said</u> first branch prediction in a first entry of said first level cache,
  wherein said first entry corresponds to said first address.
- 18. (Original) The system of claim 17, wherein said processor is further configured to determine if said first entry of said first level cache is available; evict contents of said first entry in response to detecting said first entry is not available; and store a subset of said contents in said second level cache responsive to said eviction.
- 19. (Original) The system of claim 17, wherein said branch prediction corresponds to a first branch instruction, and wherein said branch prediction further comprises information indicating a type of said branch instruction.
- 20. (Original) The system of claim 19, wherein rebuilding said first branch prediction comprises decoding said branch instruction.
- 21. (New) The method of claim 1, wherein said second level cache and said first level cache do not store duplicate information.
- 22. (New) The mechanism of claim 9, wherein said second level cache and said first level cache do not store duplicate information.
- 23. (New) The system of claim 17, wherein said second level cache and said first level cache do not store duplicate information.